FPGA pipeline delay