A LOW OFFSET COMPARATOR FOR HIGH SPEED LOW POWER ADC

A novel low offset, high speed, low power comparator architecture is proposed in this paper. In order to achieve low or set, both offset cancellation and dynamic amplifier techniques are adopted. Active resistors are chosen to implement the static amplifier circuit to obtain reduction in equivalent