IEEE Standard for SystemVerilog std1800

IEEEStandardforSystemVerilog—UnifiedHardwareDesign,Specification,andVerificationLanguage。绝对可用。