SystemVerilog 1800 2012.pdf

标准文档,IEEE Standard for SystemVerilog— Unified Hardware Design, Specification, and Verification Language