计数器vhdl

6进制计数器的vhdl描述 entity frequencies is port(clk:in std_logic; q:out std_logic); end frequencies; architecture behav of frequencies is signal time:integer range 0 to 5; begin end behav;