SystemVerilog for verification