writing efficient testbenches `timescale 1 ns/1 ps module testbench; reg clock; reg load; reg reset; wire [4:0] shiftreg; reg [4:0] data; reg [1:0] sel; shift_reg u1 ( .clock (clock), .load (load), .reset (reset), .shiftreg (shiftreg), .d