This specification describes the behavior and organization of on-chip EJTAG hardware resources as seen by software and by external agents. Software and firmware components of an EJTAG-based debugging environment are outside the scope of this document, as is the underlying physical implementation of