Design and verification of Verilog (with source code)