Verilog code of the DMA controller master port