Application of Static Timing Analysis in High Speed FPGA Design