Research on Method of Form Verification of Very Large Scale Integrated Circuits