Verilog syntax basis.ppt