Crc16 verilog implementation