Pipelined FPGA low power design