FPGA Implementation of Quasi-cyclic LDPC Decoder