Logic level design specification