FPGA design training experiment code