FPGA implementation of parallel FIR filter