Hardware circuit design of Gigabit high-speed acquisition system (better paper)