Design of VHDL based ten parity checker