Hardware implementation of decoder deinterleaving matrix