Verilog algorithm summary