ThispaperdetailsprovenRTLcodingstylesforefficientandsynthesizableFiniteStateMachine(FSM)designusingIEEE-compliantVerilogsimulators.ImportanttechniquesrelatedtooneandtwoalwaysblockstylestocodeFSMswithcombinationaloutputsaregiventoshowwhyusingatwoalwaysblockstyleispreferred.Anefficient