Direct TransistorLevel Layout for Digital Blocks

阿晏_ 17 0 PDF 2020-03-11 17:03:25

Thereisamassiveoverheadofdesignswithstandardcells.Everygatehastohaveinverterattheinput,thereisvirtuallynosharingofdiffusion.Thebiggestproblemisthatyeahonecanlayoutabigdesignthroughthesealgorithmsbutstillithastoberelativelysmall. a)RTLlevelnetlist[

用户评论
请输入评论内容
评分:
暂无评论