Pipeline Architectures for High-Speed Synchronous DRAM