一本很不错的英文资料，老外写的关于FPGA 状态机的编程思想。 ABSTRACT This paper details efficient Verilog coding styles to infer synthesizable state machines. HDL considerations such as advantages and disadvantages of one-always block FSMs Vs. two-always block FSMs are described.