基于FPGA的I2C总线模拟,采用VerilogHDL语言编写 (FPGA-basedI2Cbussimulation,usingVerilogHDL.)