实体定义如下: entityp_s2m_onechnlis port( reset:instd_logic; fck32m:instd_logic; clk32m:instd_logic; out2mhw_p:instd_logic_vector(7downto0); out2mh