ImplementingtheMC8051IPCoreOnACycloneNiosBoard FirstofallitisnecessarytoexchangethesimulationmodelsofallthememoryblockswithrealmemorythatcanbefoundinsidethetargetFPGA.ItisalsorecommendedtoimplementaPLLtogetaclocksignalwithalowerfrequencythanthat