FPGA DDR4 ultrascale pcb design.pdf

DDR3 SDRAM Address, Command, and Control Fly-by Termination With high-speed signaling in DDR3 SDRAM, fly-by topology is used for address, command, and control signals to achieve the best signal integrity. Each address, command, and control signal by itself is routed continuously in the same layer fr