UVM based testbench architecture for unit verification