Binary Adder Architectures for Cell-Based VLSl and their synthesis 关于二进制加法VLSI设计实现的博士论文