Designing DUC and DDC functions can be achieved easily with FPGAs. Engineers, however, need to know how to leverage the silicon architectures and system-level tradeoffs that result in the lowest cost implementation. Significant area savings can be achieved with careful choice of clock speed and eval