abbr_ Synthesizing, and Simulating ASICs and FPGAs using VHDL or Verilog.part05