architecture a of caideng is signal temp:std_logic_vector(1 downto 0); begin temp