Reconfigurable topology synthesis for application-specific noc on partially dynamically reconfigurable FPGAs