An ultra-low specific on-resistance double-gate trench SOI LDMOS with P/N pillars