Investigation of tunneling layer and inter-gatedielectric engineered TaN floating gate memory