NanometerCMOSICsFromBasicstoASICs2ed

CMOS scaling has entered the sub-20nm era. This enables the design of system-ona- chip containingmore than ten billion transistors. However, nanometre level device physics also causes a plethora of new challenges that percolate all the way up to the system level. Therefore, system-on-a-chip design i