Analyzing the impact of heterogeneous blocks on FPGA placement quality