Example of Clock Divier Example on VHDL