The TMS320VC5510/5510A (5510/5510A) fixed-point digital signal processors (DSPs) are based on the TMS320C55x DSP generaTIon CPU processor core. The C55x™;DSP architecture achieves high performance and low power through increased parallelism and total focus on reducTIon in power dissipaTIon. The CPU supports an internal bus structure composed of one program bus, three data read buses, two data write buses, and addiTIonal buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication in a single cycle.