Ta上传的资源 (0)

24秒计时器VHDLentitytimerisport(clk:instd_logic;rst:instd_logic;pause:instd_logic;hit:instd_logic;sec1:outstd_logic_vector(5downto0);sec2:outstd_logic_vec