zyropi
这家伙很懒，什么也没写
Ta上传的资源 (0)
StateCAD教程
StateCAD 教程,帮助大家可以快速入门
RTLtoGates Synthesis using Synopsys Design Compiler
RTL-to-GatesSynthesisusingSynopsysDesignCompiler
Introduction to ASICs
Thedifferencebetweenfull-customandsemicustomASICs•Thedifferencebetweenstandard-cell,gate-array,andprogrammableASICs•ASICdesignflow•Designeconomics•ASI