zhangjinwendog

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY ADZHKZ IS PORT(D:IN STD_LOGIC_VECTOR(7 DOWNTO 0); RST:IN STD_LOGIC;