Formal Method Formal Verification for Digital Circuit Design FormalMethod\FormalVerificationforDigitalCircuitDesign
Finite_StateConcurrentSystemVerification AutomaticVerificationofFinite-StateConcurrentSystemUsingTemporalLogicSpecifications