verilog LCD1602 verilog—LCD1602代码:module lcd1602(clk,rst,lcd_rs,clklcd,lcd_rw,data); input clk,rst; output lcd_rs,lcd_rw,clklcd; output[7:0] data; reg lcd_rs,lcd_rw;