huayp33191

synopsysPrimeTimeworkshopof2001.

FPGA设计中遇到的亚稳态的问题和对亚稳态的各种处理方法。

Designing a pure, one-clock synchronous design is a luxury that few ASIC designers will ever know. Most of the ASICs that are ever designed are driven