J_MJ201401 J-MJ201401 A low power-delay-product and robust Isolated-DICE based SEU-tolerant latch circuit design